High-Level Modeling and Simulation of a Novel Reconfigurable Network-on-Chip Router

Thanh-Vu Le-Van, Xuan-Tu Tran

Abstract


In this paper, we present a novel router architecture for implementing a Reconfigurable Network-on-Chip (RNoC) at high-level design using SystemC. The RNoC is an adaptive NoC-based system-on-chip providing a dynamic reconfigurable communication mechanism. By adding a virtual port – named Routing Modification port – into the conventional router architecture, the network router is able to route communication data flexibly whenever the target routing path is blocked, by unwanted defects or intently by a software programme to meet the requirements of applications. The proposed architecture has been modeled in SystemC/C++, simulated and verified within a 2D mesh 5×5 network platform. In normal communication mode, the static XY routing algorithm is used while the West-First algorithm with a proposed prohibited router surrounding technique is applied in reconfiguration mode. Experimental results are also reported to compare the performance of the network architecture in different operation modes as well as with other works.


Full Text:

PDF


DOI: http://dx.doi.org/10.21553/rev-jec.77

Copyright (c) 2015 REV Journal on Electronics and Communications


Copyright © 2011-2021
Radio and Electronics Association of Vietnam
All rights reserved